I. INTRODUCTION
N ANOWIRE-BASED transistors are promising candidates for gate-length scaling below 20 nm due to the improved electrostatic control of the channel as compared to planar devices. The cylindrical geometry also allows for a thicker body and gate oxide as compared to a planar gate geometry [1] .
In Ga As HEMTs with high indium content have demonstrated high transconductance mS/ m and maximum oscillation frequencies THz [2] . However, the HEMTs use a Schottky barrier gate, which may lead to large gate leakage currents as the gate-to-channel distance is scaled. To prevent this and to enable further scaling, the introduction of an insulating gate dielectric is required. III-V metal-oxide-semiconductor field-effect transistors (MOSFETs) using high-gate dielectric are therefore being developed, already showing high of 1.75 mS/ m at a gate length of nm for an In Ga As field-effect transistor (FET) [3] with TaSiO high-dielectric.
We have developed a technology to fabricate arrays of vertical epitaxial InAs nanowire high-MOSFETs [4] utilizing wrapgate contacts. For a gate length, nm, InAs nanowire FETs on InAs substrate with mS/ m (normalized to the circumference) and a subthreshold slope of 80 mV/decade have been achieved [5] . Earlier studies on an RF-compatible process on semi-insulating (S.I.) InP substrates have yielded a unity current-gain cutoff frequency GHz and a maximum oscillation frequency GHz, mainly limited by the parasitic capacitances in the vertical geometry [6] . InAs transistors have also previously been fabricated successfully from InAs nanowires directly grown on Si substrates. These, however, suffered from limitations due to the heterojunction between the InAs and Si in terms of limited drive current [7] , [8] .
For the first time, we have epitaxially integrated the vertical InAs nanowires on an Si substrates using a thin and highly conductive InAs epitaxial layer grown by a buffer layer technology. Conventional planar III-V's grown on Si substrates usually requires a thick (about 1 m) buffer layer in order to reduce the dislocation density sufficiently for good device performance. Since the nanowires constitute vertical devices, and the nanowire growth geometry is resilient against defects in the buffer layer, the otherwise stringent demand on the crystal quality of the buffer layer can be relaxed.
We now show dc and RF characterization of InAs MOSFETs on an Si substrate with high device yield in a process suitable for circuit integration. The obtained GHz is higher than what was earlier achieved on InP substrate even though the gate length is longer in these devices. Similarities can be seen between the transistors on either substrate, both in terms of dc and RF characteristics. Finally, a small-signal model of the transistors based on the measured data is presented.
II. DEVICE FABRICATION

A. InAs Epitaxial Layer
A 260-nm-thick InAs epitaxial layer was first grown on a highly resistive Si substrate ( m) by metal organic vapor phase epitaxy (MOVPE). Prior to growth, the Si substrate was cleaned with a standard RCA cleaning recipe followed by an HF etch. Four InAs nucleation layers were grown as a buffer layer at low temperature and annealed at high temperature to enable good crystal quality of the epitaxial layer. The precursors used were trimethylindium (TMIn), arsine (AsH3), and tetraethyltin (TESn), where TESn was added to give n-type Sn-doping in the epitaxial layer. A resistivity of 1.5 m was deduced from Hall measurements together with an electron concentration of 3.7 10 cm and a mobility of 1.1 10 cm /(Vs). A detailed description of the growth of the InAs layer can be found elsewhere [9] .
B. Device Fabrication
InAs nanowire arrays were grown on the planar layer, by the vapor-liquid-solid (VLS) method [10] to form the channel 0018-9480/$26.00 © 2011 IEEE material in the transistors. For this purpose, electron beam lithography (EBL) was used to define arrays of Au discs on the InAs layer through thermal evaporation and a standard liftoff process. The nanowire diameter is set by the size of the Au discs, in the range of 25-40 nm. Nanowire arrays were formed by placing the Au disc in zigzag patterned double rows with a pitch of 300 nm. From these, nanowires were grown to a length of 1 m by MOVPE at 420 C with the same precursors as for the planar layer. The nanowires were uniformly n-type doped with Sn at a flow of 11 sccm. This corresponds to a doping of about 2 10 cm [11] .
After nanowire growth, the samples were transferred to a Savannah 100 atomic layer deposition (ALD) system where a conformal layer of HfO high-dielectric, acting as the gate oxide, was deposited. The dielectric was deposited in 80 cycles at 250 C (5-7-nm HfO ) with tetrakis(dimethylamino)hafnium (TDMA-Hf) and H O as precursors, starting with a TDMA-Hf pulse. One sample was also treated with a post deposition anneal (PDA) in a forming gas ambient in a rapid thermal processing (RTP) system at 300 C for 30 min, while another sample was kept as a reference. A typical nanowire array after high-deposition and PDA is shown in Fig. 1(a) . The array consists of, in total, 190 nanowires divided into five double rows, separated by a distance of 2 m.
Mesa structures for device isolation were fabricated from the InAs planar layer by standard contact UV-lithography and wet etching in buffered oxide etch (BOE) and H PO :H O :H O. The mesa structures form epitaxial source contacts that are compatible with RF measurements. The resulting structure is shown in Fig. 1(b) .
The gate and drain contacts were processed on the nanowires in a layered fashion separated by organic spacers [4] . The source-gate spacer was achieved by spinning an S1800 series photoresist and ashing it to a thickness of about 150 nm. The wrap-gate metal of 60 nmW (planar thickness) was deposited by dc sputtering and etched back to a gate length of about 250 nm assisted by a thinned down photoresist and reactive ion etching (RIE) in an SF and Ar gas mixture. The gate-drain spacer was applied in the same way as the source-gate spacer and was then used as an etch mask for removing the gate oxide from the upper part of the nanowires in a BOE wet etch. Finally, Ti/W/Au drain metal was deposited by sputtering. The vertical structure of the transistor is illustrated in Fig. 2 . UV lithography was used for patterning of source pad, gate pad, vias, and top metal layer. The UV-lithography masks were designed as a standard 50-waveguide and the pitch between two adjacent devices were 100 m. A micrograph of the layout is shown in Fig. 3 with an inset showing the area defined as the transistor cell. Fig. 4 (a) and (b) shows current-voltage characteristics typical for the InAs nanowire transistors, both with and without PDA treatment. Here, the source contact at the bottom of the nanowires is grounded, but the transistors show fairly symmetric characteristics. The PDA-treated transistor in Fig. 4(a) consists of 182 nanowires with a diameter of 35 nm. Measurements by on-chip probing on this device show a peak extrinsic transconductance, mS, and a maximum on-current, mA, which corresponds to 155 mS/mm and 550 mA/mm, respectively, if normalized to the total circumference of the nanowires. The on-current of the devices presented here is similar to InAs nanowire FETs grown on an InAs substrate ( mA/mm) [5] , which indicates a high crystal quality of the nanowires in spite of the usage of an Si substrate. However, some dc performance is lost as a consequence of the many modifications in the process scheme for RF compatible devices and significant improvements are expected after processing optimization. The lower peak transconductance can, in part, be attributed to the fairly long ungated region between the source and gate, 150 nm, which increases the access resistance. It is also noted that the off-current is larger than anticipated for these devices.
III. MEASUREMENTS
A. DC Characterization
A comparison of the output characteristics between a PDA-treated transistor and a not annealed reference transistor is shown in Fig. 4(a) and (b) . In general, the drain current levels are about 5-10 times higher in the PDA-treated transistors, while the reference transistors show better on/off behavior. The on/off ratio is about 2.5 for the annealed device compared to 50 for the reference. The gate leakage current is low for both devices, nA/ m at V for the annealed device and nA/ m for the reference. The sample exposed to PDA was also contact annealed at 200 C at the end of the device fabrication, but this annealing showed only a minor effect compared to the PDA.
PDA may affect the oxide and oxide-semiconductor interface in many ways. It has been reported that PDA may passivate border traps in the oxide [12] , and hence, decrease the channel resistance. Another explanation to the observed effect might be an energy shift of the oxide trap density peak.
In Fig. 5 , the on-currents, , of the PDA-treated transistors with different nanowire diameters are illustrated. Here, a drain voltage, V, and a gate voltage, V, is used. All 32 transistors with nominally 190 nanowires on this sample are included. The nanowire diameters are 25, 30, 35, and 40 nm. The normalized on-currents show only a slight decrease with nanowire diameter down to 30 nm, although the access resistance, as deduced from dc measurements, is increased by about a factor 2. This verifies the potential in scaling the nanowire diameter. The highest current levels are seen for nanowires with 40 nm in diameter with a mean value of 293 mA/mm and the lowest currents are seen for nanowires with 30 nm in diameter with a mean value of 220 mA/mm. The provided values are lower estimates of the on-currents as all transistors were normalized to 190 nanowires. The exact number of nanowires may, in general, be some percentages lower due to damage caused during device fabrication.
B. RF Characterization
The high-frequency characteristics of the transistors are deduced from -parameters measured with an Aglient E8361A network analyzer from 60 MHz to 20 GHz at an RF power of 27 dBm. The measurements are conducted by on-chip probing on the standard 50-pads shown in Fig. 3 . An off-chip load-reflect-reflect-match (LRRM) calibration is performed using a Cascade Microtech 101-1908 impedance standard substrate. The measured data is de-embedded by on-chip structures; the open structure resembles the transistor, but without any conducting layers (including nanowires) inside the 12 m 12 m transistor cell defined in the inset of Fig. 3 , and the short structure is simply a top metal layer short circuited inside the transistor cell. In this way, the device is defined as everything inside the 12 m 12 m transistor cell. The de-embedding removes the parasitics from the large pads used for on-chip probing, but not the parasitics inside the transistor cell.
Deduced current gain, , and unilateral power gain, , for the transistor in Fig. 4(a) is shown in Fig. 6 . Here, the transistor is dc biased at V and V. The obtained extrinsic unity current-gain cutoff frequency, , is 9.3 GHz and the extrinsic maximum oscillation frequency, , is 14.3 GHz. This is, to the authors' knowledge, the highest reported for any vertical nanowire transistor. As a comparison, it can be mentioned that the highest measured values on the not annealed reference sample was GHz and GHz. The lower and originates from the smaller extrinsic transconductance. We attribute this mainly to higher source/drain resistance of this device. A higher channel resistance originating from PDA can also not be ruled out. Comparison may also be made to reported measurements on lateral nanowires, showing GHz and GHz [13] .
In Fig. 7 , and are plotted as a function of and . It can be seen that the highest values are obtained for the most negative gate voltages with peaks for V. As seen in the dc data, peaks for positive gate biases, while the output conductance is lower for negative gate biases. As a consequence, the highest and are at present found under bias conditions where is not maximized.
IV. RF MODELING
From the measured -parameters, a small-signal equivalent model is deduced, as shown in Fig. 8 . The dashed traces in The agreement between this model and the measured data is also shown in the Smith chart in Fig. 9 .
The model shown in Fig. 8 is a standard FET model with the addition of two current sources that model the impact ionization and band-to-band tunneling present in the InAs FET. The narrow bandgap of InAs makes it susceptible to impact ionization and band-to-band tunneling effects for large applied drain biases [14] . This leads to an increased output conductance due to both a direct increase in the drain electron current, as well as hole accumulation in the gate region. This will, in turn, cause a positive feedback mechanism similar to the kink effects in SOI MOSFETs and InP-based HEMTs [15] . Following the approach in [15] , these effects are modeled using two frequency-dependent current sources described in (1) and (2) . Due to the finite generation rate of impact ionization and band-to-band tunneling, the effects are expected to mainly be visible at lower frequencies, which is modeled using one effective generation rate
For extraction of the model in Fig. 8 , the source resistance and drain resistance were first subtracted from the transistor characteristics. The initial value of and were estimated from dc measurements. These resistances were then used as initial parameters when optimizing the model with respect to the error in the -parameters, , between the measurements and the model, given by (3) as follows: (3) The admittance of the intrinsic device is given by (4)- (7) as follows, provided that (8) is fulfilled, which is true for the frequency interval considered here:
The values of the different elements in Fig. 8 are then deduced in a similar way as presented in [16] . However, the transconductance and output conductance cannot be deduced in the low-frequency limit, as done in [16] , as and influences and at low frequencies. Instead, after subtracting the influence of on the device, and can be deduced at a high frequency , and , and can be deduced from (9)- (11) The model maps the effect of impact ionization; however, additional elements need to be included in order to fully model the input of the device. The total error, defined in (3), is 2.2%. Fairly good agreement between modeled and measured is also evident from Fig. 6 . However, deviates from the simulated data, showing a roll-off close to 10 dB/decade, rather than at the expected 20 dB/decade. From the small-signal model, we have identified this discrepancy to originate from a frequency-dependent loss on the input, which is not included in the model. One possible explanation is that this is an effect related to border traps in the oxide [17] . More investigations are, however, needed to pinpoint the origin. Interestingly, a nonideal behavior is also seen on measurements on arrays of lateral InAs wires on a flexible substrate [18] .
In the model, an intrinsic transconductance of mS is deduced. This is a factor of 2 higher than the extrinsic transconductance, mS, which fits fairly well with theory.
The contribution from the intrinsic capacitance is estimated to be fF. This means that a large part of the deduced total gate capacitance, fF, originates from parasitic capacitance, mainly created by the relatively large overlap between the source, gate, and drain pads in the vertical geometry. A reduced pad overlap realized by high-resolution lithography, such as EBL, for critical pad features will, hence, improve the RF performance. Simulations also show that the parasitics can further be reduced by decreasing the intra-nanowire pitch [19] .
The epitaxial InAs mesa structure contributes with 5 to . This value can be reduced by increased doping or by scaling the metal-to-nanowire distance. The contact resistance between the epitaxial mesa structure and the metal is calculated from dc resistance measurements to 15 . Optimizations of this contact resistance would, hence, lower the total source resistance obtained in the model, , significantly. Finally, it may also be noted that the effect of impact ionization and band-to-band tunneling may be reduced by bandgap engineering in the channel, where a barrier is introduced to reduce the dynamic processes [20] .
V. CONCLUSION
We have in summary demonstrated the integration of vertical InAs nanowire FETs on an Si substrate. The transistors show good dc performance with a S/mm and A/mm combined with an
GHz. An RF model is also presented. The RF performance is mainly limited by parasitic gate-source and gate-drain capacitances. Further scaling of the source/drain linewidths will allow for better RF performance.
